Thanks for the answer.
> > shamcop_irq_demux running 0 disable_depth 1
> > shamcop_irq_demux : i 6 asic_irq 134 source=0x53790800 mask=0x53797881
> > pending=0x53790000
> >
> > But 134 I not an irq : the irq are between 104 and 129. Moverover in the
> > documentation it is
> > said that only ONE bit of pending can be not null. This is not the case
> here.
>
> It looks like only the low 16 bits of the HAMCOP irq status registers
> are significant. The high-order bits may contain random junk, and need
> to be masked off. Try changing the definitions of SHAMCOP_IC_SRCPND()
> and its friends (in ipaq-hamcop.h) to use u16 instead of u32, and see if
> matters improve. On SAMCOP these registers are a full 32 bits wide, so
> it might be necessary to separate out the definitions for the two ASICs.
Yes but according to the doc, it seems that there are 26 irq and the ADC and
ADCTS ones
are 21 and 22. So I may not see them with u16.
Thanks,
Alain
Received on Thu Mar 25 2004 - 15:06:26 EST
This archive was generated by hypermail 2.2.0 : Mon Jul 25 2005 - 17:19:26 EDT